CPU Cache Locality & Performance Lab
Interactive evaluation of 64-byte L1/L2 cache line prefetching: Row-Major vs Column-Major matrix iterations.
Hardware Cache Performance Engine
64-Byte CPU Cache Line & Spatial Locality
Active Cell: matrix[0][0] = 10Step 1 of 16
10
20
30
40
50
60
70
80
90
100
110
120
130
140
150
160
L1 Cache Hits (0.5ns latency):0
L1 Cache Misses (RAM stall):1